IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Shoichiro SATO

Serial No. (unknown)

Filed herewith

SHIFT AND DETECTING CIRCUIT AND FLOATING-POINT CALCULATING CIRCUIT USING THE SAME

PRELIMINARY AMENDMENT

Commissioner for Patents

Washington, D.C. 20231

Sir:

Prior to the first Official Action and calculation of the filing fee, please amend the above-identified application as follows:

IN THE ABSTRACT:

Please amend the Abstract with the accompanying Abstract of the Disclosure.

Shoichiro SATO

REMARKS

Attached hereto is a marked-up version of the changes made to the Abstract by the current amendment. The attached page is captioned "VERSION WITH MARKINGS TO SHOW CHANGES MADE."

Respectfully submitted,

YOUNG & THOMPSON

Ву

Benoît Castel

Attorney for Applicant Registration No. 35,041 Customer No. 00466 745 South 23rd Street Arlington, VA 22202

Telephone: 703/521-2297

December 14, 2001

Shoichiro SATO Abstract of the Disclosure

A plurality of partial shift circuits respectively have bit shift quantities which are different from each other, and are connected in series. Each of the plurality of partial shift circuits receives a shift result as a previous shift result from the partial shift circuit of a previous stage and a corresponding shift instruction, shifts the previous shift result by the corresponding bit shift quantity in response to the shift instruction to produce a current shift result, and outputs the current shift result to the partial shift circuit of a subsequent stage. Each of the plurality of shift-out detecting circuits detects a shift-out of "1" bit from the current shift result and the corresponding shift instruction and generates a partial sticky signal when the shift-out is detected. A collecting circuit collects the partial sticky signals from the plurality of shift-out detecting circuits and generates a sticky signal to indicate generation of the shiftout.

Shoichiro SATO

"VERSION WITH MARKINGS TO SHOW CHANGES MADE."

The Abstract has been amended as follows:

Abstract of the Disclosure

In a shift and shift-out detecting circuit, a

A plurality of partial shift circuits respectively have bit shift quantities which are different from each other, and are connected in series. Each of the plurality of partial shift circuits receives a shift result as a previous shift result from the partial shift circuit of a previous stage and a corresponding shift instruction, shifts the previous shift result by the corresponding bit shift quantity in response to the shift instruction to produce a current shift result, and outputs the current shift result to the partial shift circuit of a subsequent stage. A plurality of shift-out detecting circuits are respectively provided for the plurality of partial shift circuits. Each of the plurality of shift-out detecting circuits detects a shift-out of "1" bit from the current shift result and the corresponding shift instruction and generates a partial sticky signal when the shift-out is detected. A collecting circuit collects the partial sticky signals from the plurality of shift-out detecting circuits and generates a sticky signal to indicate generation of the shiftout.